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Abstract — A new method for the fabrication of field emis-
sion arrays (FEA) based on bulk/surface silicon micromachin-
ing and diamond-like-carbon (DLC) coating was developed.
A matrix of self-aligned electron field emitters is formed in sil-
icon by mean anisotropic etching in alkali solution of the front
silicon film through micro holes opened in silicon oxide layer.
The field emission of the fabricated emitter tips is enhanced
by a diamond-like-carbon film formed by chemical vapor de-
position on the microtips. Back side contacts are formed by
metal patterning. Detailed Raman, Auger and TEM investi-
gations of the deposited DLC films (nanocrystalline diamond
smaller than 10 nm) will be presented. In this paper we dis-
cuss the problems related to the development of field emission
arrays technology. We also demonstrate examples of devices
fabricated according to those technologies.
Keywords — field emission array, field emission display,
diamond-like-carbon layers emission, silicon micromachining,
self- alignment technology.
1. Introduction
The most characteristic feature of today electronic mar-
ket is a very strong development of portable equipment
sector. The demand for pocket systems as games, cellu-
lar phones, palm-top computers and advanced measure-
ments systems increases remarkably. All this application
require low power consumption and new visualization sys-
tems. Standard LCD technology however, which dominates
in production of the integrated circuits and systems, has
some serious limitations. The most promising solution of
this fundamental problem seems to be employment of the
field emission display (FED). FED is one of the principal
candidates for future flat screen displays. Its key attraction
is the ability to deliver high quality (in terms of brightness,
colour, viewing angle) images with relatively low power
consumption.
Investigations on the new materials with negative electron
affinity and new technologies allowed to build field emitters
which can be operated at low voltage and in very poor vac-
uum with very high current density. Costs and the device
performance are the most important issues influencing the
industrial applicability of the FE-arrays (FEA) devices.
2. Theory
In typical solutions, single emitter cells consist of a mi-
crotip located in a hollow, with the tip apex surrounded by
a gate electrode (Fig. 1). The electron emission current (I)













; E = b V ;
where: f – work function, b – enhancement factor, a –
emission area, E – electric field strength, V – voltage, I –
emission current, a , b – constants.
Fig. 1. Typical single field emitter cell.
The enhancement factor ( b ) depends strongly on the tip
radius (r) and on the gate opening diameter (d). The pro-
cessing sequence has to be optimized to obtain very sharp
tip, small diameter of the gate opening and very good uni-
formity of the structure geometry. A good alignment of the
tip due to the gate opening is particularly important.
3. Fabrication
The micromachining fabrication process was based on a se-
quence of deposition, lithography, and dry/wet etching pro-
cesses. Double side polished, <100> oriented, 45 W cm
n-type silicon wafers were used as a starting material. First,
the bottom, 400 nm thermal silicon oxide layer was created,
then low stress 0:5 1:0 m m SiOxNy film was deposited
using PECVD technique. The emitter shape was defined
in first lithography step. The tip location and the cen-
tral gate opening are formed in the same lithography step,
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Fig. 2. Field emitter array cell fabrication by silicon microma-
chining; (a)  (c) explanation in the text.
thus ensuring perfect self-alignment of the gate and the tip
(Fig. 2a).
Low stress silicon oxide layer was deposited and in a sec-
ond lithography step to enable access to silicon surface.
A matrix of self-aligned electron field emitters is formed
in silicon by mean anisotropic etching in alkali solution of
the front silicon film through micro holes opened in silicon
oxide layer (Fig. 2b). Then was deposited TiW metal film
by means of magnetron sputtering technique followed by
CVD DLC film deposition (Fig. 2c). This double layer
coating provides a conductive gate electrode. The DLC
film was also deposited at the apex of the tip.
4. Results and discussion
Figures 3 and 4 show the SEM microscopy photographs of
the fabricated emitter arrays.
Fig. 3. Field emitter array fabricated using silicon micromachin-
ing technique.
Fig. 4. SEM photographs of the silicon tip with apex region
enlarged. Visible very good sharpness of the tip.
Uniformity of the fabricated microtips was very good. The
tips were sharp, with curvature radius below 50 nm. Ad-
ditional sharpening by means of thermal oxidation yields
a tips with radius in the range of 20 nm or better. Emis-
sion performance of the fabricated tip array was estimate
by measuring the emission current for samples 1010 mm
big with 2800 tips.
Experimental results of the field emission measurements
regarding F-N behavior and long term stability of the elec-
tron current for the different emitter structures including
unique characteristics of uncoated and DLC coated silicon
tips will be presented and discussed.
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4.1. Characterization of the TEM microscopy
We have used a Philips CM200 STA with LaB6- cath-
ode and CCD- camera (with resolution 10241024 pixel),
200 kV acceleration voltage, condenser aperture 100 m m,
objective aperture 50 m m. The TEM investigations do not
show the presence of nanocrystallites below 10 nm (Fig. 5).
Fig. 5. TEM analysis – nanocrystalites below 10 nm could not
be seen.
4.2. Characterization of the Raman spectra
Basic structural investigations of the carbon DLC were done
by micro-Raman spectroscopy. The Raman spectroscopy
proved the presence for the nanocrystallites. The Raman
spectrum of DLC layer (Fig. 6) shows a sharp peak at about
1340 cm 1 which is usually referred to as diamond peak.
The second peak emerges at 1600 cm 1 and is referred to as
graphite peak. Given the relative sensitivities of the Raman
technique to diamond and graphite at the wavelength used,
it can be estimated that the film contains a few percent
Fig. 6. Raman spectra of the DLC film deposited on the FE-
sources.
graphite. The full width at half-maximum of the 1332
cm 1 peak can be attributed to a very small grain size
(below 10 nm) of the diamond nanocrystals.
4.3. Measurements
The emitter array sample was placed in a vacuum chamber.
The chamber was pumped down below 1 10 6 Torr. Next,
the I-V characteristics were measured using 610C Keithley
electrometer. Two types of arrays were evaluated, coated
with DLC film and silicon structures without DLC coating.
Results of the measurements are shown in Fig. 7. The rel-
atively low threshold voltage equal to 150 V was observed
Fig. 7. F-N characteristics of the coated and uncoated silicon
emitter arrays.
Fig. 8. The hysteresis of the F-N plot was observed (ion sputter-
ing of the tip).
for DLC coated tips, while for uncoated Si tips threshold
above 200 V was noted. The maximum current 11 m A per
tip was measured for DLC coated structures, while for un-
coated Si tips the maximum current was 9 m A per tip. It is
evident that the DLC coating has a considerable influence
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on the emission efficiency. A hysteresis of the F-N plot
was observed most probably due to ion sputtering of the
tip (Fig. 8).
5. Summary
A new silicon micromachining method for fabrication of
field emission arrays was developed. The process is simple
and allows for self-aligned gate electrode formation. The
DLC coated silicon tip array was fabricated using the devel-
oped technique. The developed technology could be useful
for a production very wide range of field emitter arrays
applications such as flat panel displays, high frequency de-
vices, field emission electron guns, field emission cathodes,
low energy electron microscope, field emission diodes and
field emission triodes. Further investigation of the work
function and long time emission stability of the emitter ar-
rays has to be performed.
References
[1] C. A. Spindt, I. Brodie, L. Humphrey, and E. R. Westerberg, „Physi-
cal properties of thin-film field emission cathodes with molybdenum
cones”, J. Appl. Phys., vol. 47, p. 5248, 1976.
[2] D. Nicolaescu, „Electric field-potential correlation factors for field
emission microtriodes”, J. Vac. Sci. Technol., vol. 13, p. 531, 1995.
[3] V. V. Zhirnov, A. B. Voronin, E. I. Givargizov, and A. L. Meshcherya-
kova, „Emission stability and high current performance of diamond-
coated Si emitters”, J. Vac. Sci. Technol., vol. B14, p. 2034, 1996.
[4] C. A. Spindt, C. E. Holland, P. R. Schwoebel, and I. Brodie, „Field-
emitter-array development for microwave applications”, J. Vac. Sci.
Technol., vol. B14, p. 1986, 1996.
[5] I. W. Rangelow, F. Shi, P. Hudek, P. Grabiec, B. Volland, E. Gi-
vargizov, A. N. Stepanova, L. N. Obolenskaya, E. S. Mashkova, and
V. A. Molchanov, „Micromachined ultrasharp silicon and diamond-
coated silicon tip as a stable field-emission electron source and a scan-
ning probe microscopy sensor with atomic sharpness”, J. Vac. Sci.
Technol., vol. B16, p. 3185, 1998.
[6] T. Dębski, W. Barth, F. Shi, P. Hudek, B. Volland, I. W. Rangelow,
P. Grabiec, K. Studzińska, M. Zaborowski, and S. Mitura, „Field
emission arrays by silicon micromachining”, J. Vac. Sci. Technol.,
vol. B18(2), p. 896, 2000.
Ivo W. Rangelow






Institute of Electron Technology
Al. Lotników st 32/46
02-668 Warsaw, Poland
Krystyna Studzińska
Institute of Electron Technology
Al. Lotników st 32/46
02-668 Warsaw, Poland
Michał Zaborowski
Institute of Electron Technology
Al. Lotników st 32/46
02-668 Warsaw, Poland
Stanisław Mitura
Institute of Mat. Sci. and Eng.












Slovakian Academy of Science
Stefanikova st 49
81438 Bratislava, Slovakia
Andrzej Jakubowski – for biography, see this issue, p. 33.
Wolfgang Barth, Tomasz Dębski – for biography, see this
issue, p. 38.
52
